phy: rockchip: mipi csi2 dphy fixes grf write error of val for lane select
Signed-off-by: Zefa Chen <zefa.chen@rock-chips.com> Change-Id: Id56eb83d9a25c15b9d611232e6f82221a55c7e64
This commit is contained in:
@@ -572,7 +572,7 @@ static void csi2_dphy_config_dual_mode(struct csi2_dphy *dphy,
|
||||
is_cif = false;
|
||||
|
||||
if (hw->lane_mode == LANE_MODE_FULL) {
|
||||
val = ~GRF_CSI2PHY_LANE_SEL_SPLIT;
|
||||
val = !GRF_CSI2PHY_LANE_SEL_SPLIT;
|
||||
if (dphy->phy_index < 3) {
|
||||
write_grf_reg(hw, GRF_DPHY_CSI2PHY_DATALANE_EN,
|
||||
GENMASK(sensor->lanes - 1, 0));
|
||||
|
||||
Reference in New Issue
Block a user