arm64: dts: hisilicon: align 'freq-table-hz' with dtschema in UFS
The DT schema expects 'freq-table-hz' property to be an uint32-matrix, which is also easier to read. Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20220306111125.116455-10-krzysztof.kozlowski@canonical.com
This commit is contained in:
@@ -1045,8 +1045,8 @@
|
||||
clocks = <&crg_ctrl HI3660_CLK_GATE_UFSIO_REF>,
|
||||
<&crg_ctrl HI3660_CLK_GATE_UFSPHY_CFG>;
|
||||
clock-names = "ref_clk", "phy_clk";
|
||||
freq-table-hz = <0 0
|
||||
0 0>;
|
||||
freq-table-hz = <0 0>,
|
||||
<0 0>;
|
||||
/* offset: 0x84; bit: 12 */
|
||||
resets = <&crg_rst 0x84 12>;
|
||||
reset-names = "rst";
|
||||
|
||||
@@ -671,8 +671,8 @@
|
||||
clocks = <&crg_ctrl HI3670_CLK_GATE_UFSIO_REF>,
|
||||
<&crg_ctrl HI3670_CLK_GATE_UFS_SUBSYS>;
|
||||
clock-names = "ref_clk", "phy_clk";
|
||||
freq-table-hz = <0 0
|
||||
0 0>;
|
||||
freq-table-hz = <0 0>,
|
||||
<0 0>;
|
||||
/* offset: 0x84; bit: 12 */
|
||||
resets = <&crg_rst 0x84 12>;
|
||||
reset-names = "rst";
|
||||
|
||||
Reference in New Issue
Block a user