Yu Zhao
f349beaa4c
mmc: sdhci-pci-o2micro: Add quirk for O2 Micro dev 0x8620 rev 0x01
[ Upstream commit 5169894982 ]
This device reports SDHCI_CLOCK_INT_STABLE even though it's not
ready to take SDHCI_CLOCK_CARD_EN. The symptom is that reading
SDHCI_CLOCK_CONTROL after enabling the clock shows absence of the
bit from the register (e.g. expecting 0x0000fa07 = 0x0000fa03 |
SDHCI_CLOCK_CARD_EN but only observed the first operand).
mmc1: Timeout waiting for hardware cmd interrupt.
mmc1: sdhci: ============ SDHCI REGISTER DUMP ===========
mmc1: sdhci: Sys addr: 0x00000000 | Version: 0x00000603
mmc1: sdhci: Blk size: 0x00000000 | Blk cnt: 0x00000000
mmc1: sdhci: Argument: 0x00000000 | Trn mode: 0x00000000
mmc1: sdhci: Present: 0x01ff0001 | Host ctl: 0x00000001
mmc1: sdhci: Power: 0x0000000f | Blk gap: 0x00000000
mmc1: sdhci: Wake-up: 0x00000000 | Clock: 0x0000fa03
mmc1: sdhci: Timeout: 0x00000000 | Int stat: 0x00000000
mmc1: sdhci: Int enab: 0x00ff0083 | Sig enab: 0x00ff0083
mmc1: sdhci: AC12 err: 0x00000000 | Slot int: 0x00000000
mmc1: sdhci: Caps: 0x25fcc8bf | Caps_1: 0x00002077
mmc1: sdhci: Cmd: 0x00000000 | Max curr: 0x005800c8
mmc1: sdhci: Resp[0]: 0x00000000 | Resp[1]: 0x00000000
mmc1: sdhci: Resp[2]: 0x00000000 | Resp[3]: 0x00000000
mmc1: sdhci: Host ctl2: 0x00000008
mmc1: sdhci: ADMA Err: 0x00000000 | ADMA Ptr: 0x00000000
mmc1: sdhci: ============================================
The problem happens during wakeup from S3. Adding a delay quirk
after power up reliably fixes the problem.
Signed-off-by: Yu Zhao <yuzhao@google.com>
Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2018-11-13 11:14:53 -08:00
..
2018-02-22 15:42:26 +01:00
2017-09-08 15:38:22 +02:00
2017-10-04 10:22:55 +02:00
2018-03-28 18:24:31 +02:00
2018-03-08 22:41:03 -08:00
2018-11-04 14:52:44 +01:00
2018-03-08 22:41:03 -08:00
2017-11-02 11:10:55 +01:00
2018-08-03 07:50:37 +02:00
2018-03-08 22:41:03 -08:00
2018-04-24 09:36:33 +02:00
2017-09-08 15:38:21 +02:00
2017-11-02 11:10:55 +01:00
2018-02-22 15:42:26 +01:00
2018-09-26 08:38:06 +02:00
2017-10-04 10:22:55 +02:00
2017-11-02 11:10:55 +01:00
2018-01-17 09:45:23 +01:00
2018-09-09 19:55:53 +02:00
2017-09-01 15:31:01 +02:00
2018-07-17 11:39:23 +02:00
2018-05-30 07:51:48 +02:00
2017-12-10 13:40:40 +01:00
2018-09-26 08:38:11 +02:00
2018-04-24 09:36:38 +02:00
2018-11-13 11:14:53 -08:00
2017-11-02 11:10:55 +01:00
2018-09-26 08:38:11 +02:00
2018-03-24 11:01:25 +01:00
2017-10-04 10:50:36 +02:00
2018-09-26 08:38:11 +02:00
2018-02-22 15:42:26 +01:00
2018-04-24 09:36:33 +02:00