Michael Walle c7573ba355 phy: mediatek: mipi: mt8183: fix minimal supported frequency ...

[ Upstream commit 06f76e464a ]

The lowest supported clock frequency of the PHY is 125MHz (see also
mtk_mipi_tx_pll_enable()), but the clamping in .round_rate() has the
wrong minimal value, which will make the .enable() op return -EINVAL on
low frequencies. Fix the minimal clamping value.

Fixes: efda51a58b ("drm/mediatek: add mipi_tx driver for mt8183")
Signed-off-by: Michael Walle <mwalle@kernel.org>
Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com>
Link: https://lore.kernel.org/r/20231123110202.2025585-1-mwalle@kernel.org
Signed-off-by: Vinod Koul <vkoul@kernel.org>
Signed-off-by: Sasha Levin <sashal@kernel.org>

2024-01-10 17:16:57 +01:00

..

Kconfig

…

Makefile

…

phy-mtk-dp.c

…

phy-mtk-hdmi-mt2701.c

…

phy-mtk-hdmi-mt8173.c

…

phy-mtk-hdmi-mt8195.c

…

phy-mtk-hdmi-mt8195.h

…

phy-mtk-hdmi.c

…

phy-mtk-hdmi.h

…

phy-mtk-io.h

…

phy-mtk-mipi-dsi-mt8173.c

…

phy-mtk-mipi-dsi-mt8183.c

phy: mediatek: mipi: mt8183: fix minimal supported frequency

2024-01-10 17:16:57 +01:00

phy-mtk-mipi-dsi.c

…

phy-mtk-mipi-dsi.h

…

phy-mtk-pcie.c

…

phy-mtk-tphy.c

…

phy-mtk-ufs.c

…

phy-mtk-xsphy.c

…