Thinh Nguyen
6f06164d6e
According to the USB 3.2 spec, a SuperSpeed Plus device can operate at
gen2x2, gen2x1, or gen1x2. If the USB controller device supports
multiple lanes at different transfer rates, the user can specify the HW
capability via these new speed strings:
"super-speed-plus-gen2x2"
"super-speed-plus-gen2x1"
"super-speed-plus-gen1x2"
If the argument is simply "super-speed-plus", USB controllers should
default to their maximum transfer rate and number of lanes.
Reviewed-by: Rob Herring <robh@kernel.org>
Signed-off-by: Thinh Nguyen <Thinh.Nguyen@synopsys.com>
Link: https://lore.kernel.org/r/cc7cc15f87e209c9963f19129f51398cdc374358.1611106162.git.Thinh.Nguyen@synopsys.com
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
(cherry picked from commit de4d9ea789
https://git.kernel.org/pub/scm/linux/kernel/git/gregkh/usb.git usb-next)
Signed-off-by: Greg Kroah-Hartman <gregkh@google.com>
Change-Id: I576cfb6a876bf9828e59c0aff589c6fa10c22fb8
64 lines
1.7 KiB
YAML
64 lines
1.7 KiB
YAML
# SPDX-License-Identifier: GPL-2.0
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/usb/usb.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Generic USB Controller Device Tree Bindings
|
|
|
|
maintainers:
|
|
- Greg Kroah-Hartman <gregkh@linuxfoundation.org>
|
|
|
|
select: false
|
|
|
|
properties:
|
|
$nodename:
|
|
pattern: "^usb(@.*)?"
|
|
|
|
phys:
|
|
$ref: /schemas/types.yaml#/definitions/phandle-array
|
|
description:
|
|
List of all the USB PHYs on this HCD
|
|
|
|
phy-names:
|
|
description:
|
|
Name specifier for the USB PHY
|
|
|
|
usb-phy:
|
|
$ref: /schemas/types.yaml#/definitions/phandle-array
|
|
description:
|
|
List of all the USB PHYs on this HCD to be accepted by the legacy USB
|
|
Physical Layer subsystem.
|
|
deprecated: true
|
|
|
|
phy_type:
|
|
description:
|
|
Tells USB controllers that we want to configure the core to support a
|
|
UTMI+ PHY with an 8- or 16-bit interface if UTMI+ is selected, UTMI+ low
|
|
pin interface if ULPI is specified, Serial core/PHY interconnect if
|
|
serial is specified and High-Speed Inter-Chip feature if HSIC is
|
|
selected. In case this isn't passed via DT, USB controllers should
|
|
default to HW capability.
|
|
$ref: /schemas/types.yaml#/definitions/string
|
|
enum: [utmi, utmi_wide, ulpi, serial, hsic]
|
|
|
|
maximum-speed:
|
|
description:
|
|
Tells USB controllers we want to work up to a certain speed. In case this
|
|
isn't passed via DT, USB controllers should default to their maximum HW
|
|
capability.
|
|
$ref: /schemas/types.yaml#/definitions/string
|
|
enum:
|
|
- low-speed
|
|
- full-speed
|
|
- high-speed
|
|
- super-speed
|
|
- super-speed-plus
|
|
- super-speed-plus-gen2x1
|
|
- super-speed-plus-gen1x2
|
|
- super-speed-plus-gen2x2
|
|
|
|
additionalProperties: true
|
|
|
|
...
|