clk: ls1028a: Add clock driver for Display output interface
Add clock driver for QorIQ LS1028A Display output interfaces(LCD, DPHY), as implemented in TSMC CLN28HPM PLL, this PLL supports the programmable integer division and range of the display output pixel clock's 27-594MHz. Signed-off-by: Wen He <wen.he_1@nxp.com> Signed-off-by: Michael Walle <michael@walle.cc> Link: https://lkml.kernel.org/r/20191213083402.35678-2-wen.he_1@nxp.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
This commit is contained in:
@@ -225,6 +225,16 @@ config CLK_QORIQ
|
||||
This adds the clock driver support for Freescale QorIQ platforms
|
||||
using common clock framework.
|
||||
|
||||
config CLK_LS1028A_PLLDIG
|
||||
tristate "Clock driver for LS1028A Display output"
|
||||
depends on ARCH_LAYERSCAPE || COMPILE_TEST
|
||||
default ARCH_LAYERSCAPE
|
||||
help
|
||||
This driver support the Display output interfaces(LCD, DPHY) pixel clocks
|
||||
of the QorIQ Layerscape LS1028A, as implemented TSMC CLN28HPM PLL. Not all
|
||||
features of the PLL are currently supported by the driver. By default,
|
||||
configured bypass mode with this PLL.
|
||||
|
||||
config COMMON_CLK_XGENE
|
||||
bool "Clock driver for APM XGene SoC"
|
||||
default ARCH_XGENE
|
||||
|
||||
Reference in New Issue
Block a user